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I. 4 B INTRODUCTION
The combination of MEMS and semiconductor technologies has been a very interesting research topic for the last several decades. Several methods in literature were suggested to integrate MEMS components into semiconductor die using hybrid, monolithic, and postprocessing techniques [1] [2] [3] [4] [5] . The processing techniques in MEMS and semiconductor processes are quite similar but low throughput, difficult repeatability and low yield of MEMS processes make this combination very difficult. Moreover, the high yield requirement which allows decreasing cost in semiconductor industry is highly threatened by integrated MEMS devices. All these bottlenecks force the industry to find an intermediate solution, such as heterogeneous integration. Last few years, the chip stacking using Thru-Silicon-Vias (TSVs) and the interposer techniques have became popular to combine different substrates [6] . Different products are already in market using these methods, which include several MEMS components. The interconnect losses from these integration methods are acceptable for frequencies lower than 40GHz but for frequencies above 60GHz, the interconnect losses become much more important and dominate the overall system performance. Due to the significant effect of interconnect losses in interposer or chip stacking techniques, embedded integration of RF-MEMS components into a semiconductor technology is essential, especially for applications above 60GHz. Such fully embedded solutions at higher mm-wave frequencies become attractive as applications with substantial market volume, such as 60GHz personal area networks, automotive radars in the 76-81GHz range, or security radar/imaging at 94 and 140 GHz. The latest developments in SiGe technologies provide heterojunction bipolar transistors (HBTs) for such mm-wave applications with an f max up to 500GHz [7] . For high frequency systems, multi-band/wide-band and phasedarray operation are also very interesting. These high frequency smart systems are feasible by the extension of BiCMOS processes with different additional modules. Fig.  1 shows the modular extension of BiCMOS process. In this study, different BiCMOS embedded MEMS modules are demonstrated using IHP's 0.25 µm BiCMOS process. BEOL integration, Silicon-Etch and Above-IC techniques are used as embedded integration methods. Two different RF-MEMS capacitive switches are realized using the BEOL integration module for two different frequency bands. Second module, the Substrate etch module, is integrated to prevent from substrate coupling. Lastly, Above-IC technique is used to realize two additional thick copper layers on top of aluminum BEOL to realize high-Q passives and mm-wave on-chip antennas. The different modules are detailed by different design examples in following chapters.
II. BICMOS EMBEDDED MEMS TECHNOLOGY
The generic view of the embedded MEMS modules integrated into IHP's 0.25µm BiCMOS process are given in Fig. 2 . Mechanical switches with different concepts are realized using BEOL integration. Etching of silicon substrate from back side of the wafer allows having passive components without any underneath silicon which prevents from substrate losses. Two thick copper layers and low-k BCB as an insulator forms the Above-IC module. Realization of these modules allows designers to use MEMS components such as high-Q inductors, and mechanical switches inside the BiCMOS process. Several design examples are detailed as follows. RF-MEMS switches are considered as the key components to fulfill the special requirements of mm-wave applications. For such high frequency applications, a monolithic, embedded integration of the switch with a highperformance CMOS or BiCMOS platform would be advantageous over any heterogeneous integration with the basic IC process because it provides shortest connection paths between switch and circuitry resulting in lowest parasitics. The BEOL integration of RF-MEMS switch adds only one mask step, a wet etch step and a critical-point drying step to the 8-inch, BiCMOS baseline process. The capacitive switch is built between the Metal2 (M2) and Metal3 (M3) layers. High-voltage electrodes are formed using Metal1 (M1) while M2 is used as RF signal line. A thin Si 3 N 4 /TiN layer stack, which is part of the BiCMOS metal-insulator-metal capacitor, forms the switch contact region. The membrane is realized using a stress compensated Ti/TiN/AlCu/Ti/TiN M3 layer stack. The cross section of the RF-MEMS switch is given in Fig. 3 . An SEM view of the switch is shown in Fig. 4 [8, 9] . The switch provides less than 0.7dB insertion loss and more than 20dB isolation in the 60 -90 GHz frequency band. Second module which is integrated to BiCMOS process is the Substrate-Etch module. This technique has been investigated for achieving high performance passives at mm-wave frequencies. Performance analyses were carried out for revealing the effect of the substrate. Related works indicate that using substrate etching technique, quality factor of inductors can be improved and self resonance frequencies can be shifted to higher frequencies [10 -13] .
The generic view of the back-side etch process is given in Fig. 5 . Prototype inductors are realized using IHP's 0.25 µm BiCMOS process to demonstrate the performance improvement. The process has 5 layer aluminum metallization and the substrate resistivity 50 Ω-cm. The top aluminum layer has a thickness of 3 µm which is suitable for inductor structuring. The Silicon back-side etching process was performed with an additional mask layer. The Si substrate was removed by deep silicon plasma etching (Bosch process) from the backside of wafer until the process reaches the 1 st Pre-Metal-Dielectric (PMD) SiO 2 layer [14] . Cross-section view of the inductor after etching the silicon is given in Fig. 6 . Silicon under the inductor was etched up to back-end oxide layer. The remaining BEOL oxide with a total thickness of around 10μm is also indicated in Fig. 6 . One of the critical issue for the backside etch process is the stability of the remaining thin (~10μm) oxide layer. The test inductors were diced and the stability of the remaining oxide membrane was observed (Fig. 7) . The observations on remaining oxide proved that the deep-silicon etching process does not cause any serious stress problem on the remaining membrane. A different concept of RF-MEMS switch is integrated to BiCMOS process using the combination of BEOL integration and Substrate-Etch modules. A novel back-side processed, back to front self-aligned BiCMOS embedded RF-MEMS switch for the 90 to 140GHz frequency band is demonstrated adding only one mask step to the underlying high-performance BiCMOS process. Moreover, the developed integration scheme offers the opportunity for low cost, wafer level packaging. Fig. 8 illustrates the RF-MEMS switch integration in IHP's 0.25µm SiGe:C BiCMOS using back-side processing. The capacitive switch is built between the Metal3 (M3) and Metal4 (M4) layers. The high-voltage electrodes are formed using Metal5 (M5) while the M4/M5 stacked layer is used as RF signal line. The MEMS process flow is illustrated in Fig. 9 . After completing the basic BiCMOS process (Fig. 9a) , silicon below the switch is removed by RIE with stop on the BEOL oxide (Fig. 9b) . This oxide is then removed by wet etching followed by critical point drying (Fig. 9c) . The released MEMS structures are packaged at wafer level by bonding a glass wafer onto the backside of the BiCMOS+MEMS wafer using polyimide as adhesive material (Fig. 9d) . Such packaging process enhances the throughput and significantly reduces the switch packaging cost compared to the cap-to-wafer packaging process [15] . Fig . 10 shows a cross section of the packaged wafers. The measured results of the switch show that the insertion loss is less than 0.5dB up to 140GHz. The "off" to "on" capacitance ratio (C off /C on ) is 1:10 providing excellent isolation of more than 15dB in the frequency range of 90 to 140GHz [15] . The third module which is being integrated to BiCMOS process is the Above-IC module. Two thick copper layers with an isolation layer of low-k BCB is processed after finalizing the standard BiCMOS process. The cross section of the Above-IC integration scheme can be seen in Fig. 2 . The thick (8µm ) copper layers not only provides low sheet resistance but also decreases the substrate coupling significantly due to the low-k dielectric constant of BCB layers. The module is very beneficial for high-Q passives, mm-wave on-chip antennas and resonators. A cross section of a 2 layer copper process is given in Fig. 11 as an example. 
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III. CONCLUSION
Embedded MEMS modules have been integrated to 0.25µm BiCMOS process. BEOL integration provides mechanical switches and Substrate-Etch module allows preventing from substrate coupling. Above-IC module offers two thick copper layers which helps to improve the Q-factor of the passive circuits. Embedded MEMS modules are very promising for single-chip mm-wave transceivers using cost-effective SiGe BiCMOS process.
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